Amendments to the Claims:

Re-write the claims as set forth below. This listing of claims will replace all prior versions and listings, of claims in the application:

Listing of Claims:

- 1.-17. (canceled)
- 18. (currently amended) A data processing system comprising:
 - a system controller having:
 - a first memory channel controller;
 - a second memory channel controller; and
 - a high-speed [[PCI]] bus arbiter;
- an input output (IO) controller coupled to the high-speed [[PCI]] bus arbiter, and having a low-speed [[PCI]] bus arbiter, wherein the low-speed low-speed [[PCI]] arbiter supports a slower [[PCI]] bus rate than the high-speed [[PCI]] bus arbiter.
- 19. (currently amended) The system of claim 18, wherein a bus rate of the <u>high-speed high-speed</u> [[PCI]] bus arbiter is at least 10 percent faster than the bus rate of the <u>low-speed low-speed</u> [[PCI]] bus arbiter.
- 20. (currently amended) The system of claim 19, wherein the bus rate of the high-speed high-speed [[PCI]] bus arbiter is approximately 66 Mbits per second per data pin and the bus rate of the low-speed low-speed [[PCI]] bus arbiter is approximately 33 Mbits per second per data pin.
- 21. (currently amended) The system of claim 18, further comprising a data storage device coupled to the IO [[device]] <u>controller</u> to transmit data at a data rate higher [[that]] <u>than</u> the data rate of the low-speed [[PCI]] bus arbiter.
- 22. (original) A system comprising:
- a first controller having an arbiter to arbitrate requests for a first bus of a predefined protocol type at a first data rate; and
 - an second controller having:

an arbiter to arbitrate requests for a second bus of the predefined protocol type at a second data rate, wherein the first data rate is at least 10 percent greater than the second data rate; and

control circuitry to interface to the first bus.

23. (currently amended) The system of claim 22, further comprising:

an IO device coupled to the control circuitry of the second controller without being coupled to the arbiter of the [[IO]] <u>first</u> controller.